







Title		
Size	Number	Revision
A		
Date:	3/20/2013	Sheet of
File:	D:\Work\...\IntFPGA2.0_HdStgBlock.Sch	
		Drawn By:

CONN PWR JACK 2.1X5.5MM HIGH CUR





Title		
Size	Number	Revision
A		
Date:	3/20/2013	Sheet of
File:	D:\Work\...\IntFPGA2.0 Power.SchDoc	Drawn By:

A



B



Title		
Size	Number	Revision
A		
Date:	3/20/2013	Sheet of
File:	D:\Work\...\IntFPGA2.0_Top.SchDoc	Drawn By:

A

B

C

D

1 2 3 4 5

D

D




C

B

B


A

A



Layer Stack Up Detail for: Int-FPGA-Interface-2.0-Digital.PcbDoc

Layer Name
Top Side
Ground Plane
3.3V Plane
5V Plane
Ground Plane
Bottom Side



- Fabrication Notes**
1. Overall board height: 62mils
 2. 20mil pullback on inner planes
 3. Tent all vias under BGA (Top Side only)
 4. 1.0 Oz copper on top and bottom
 5. 1.0 Oz copper on internal signal, power and ground layers

Design Notes
1. Unless otherwise stated all dimensions are in mils

LAYER - GERBER LAYERS - DESCRIPTION

GTL - TOP LAYER
GTO - TOP SILKSCREEN

GBL - BOTTOM LAYER
GBO - BOTTOM SILKSCREEN

- MECHANICAL LAYERS**
- 01 Component Outline
 - 02 PCB BOUNDARY
 - 03 PINOUT ID
 - 04
 - 05
 - 06 FABRICATION NOTES
 - 07 Component Designators
 - 08
 - 09
 - 10
 - 11 DESIGN INFORMATION
 - 12 DIMENSIONS
 - 13 Height Information
 - 14
 - 15 ASSEMBLY
 - 16 SHEET

MULTI-LAYER HOLES

.Drawn	.Company		
.Engineer			
3/20/2013	.Number	3/20/2013	.Revision
1:1	Int-FPGA-Interface-2.0-Digital.PcbDoc		Sheet 1 of 1

1 2 3 4 5 6